Verilog延迟语句的运用

 Verilog延迟语句的运用input module full_adder(a,b,sum);it input a,b;test output reg sum;module always @(a,b) #13 sum = (a & b) ;   或者   always @(a,b) sum = #13 (a & b) ;im endmoduleimg 注意到两个always语句的延迟语句的位置不

>>阅读原文<<