数字电路-时序逻辑电路(笔记)

数字电路-时序逻辑电路 Mealy machine and Moore machine Latches and Filp-Flops(锁存器与触发器) S-R Latch D Latch D Flip-Flop Edge-Triggered J-K Flip-Flop (边沿J-K触发器) T Flip-Flop Analysis and Design(时钟同步状态机分析和设计) Analysis
相关文章
相关标签/搜索