3. S5PV210时钟体系结构框图了解

* CLOCK GENERATION (时钟发生器) 详细需要时请翻看S5PV210数据手册P361页~Pxxx。 Figure 3-3shows block diagram of the clock generation logic. An external crystal clock is connected to the oscillation amplifier. The PLL conv
相关文章
相关标签/搜索