vivado implementation执行时候报错:Unsupported PLLE2_ADV connectivity.......

执行时候出错, [DRC REQP-1712] Input clock driver: Unsupported PLLE2_ADV connectivity. The signal u_clk_wiz_0/inst/clk_in1 on the u_clk_wiz_0/inst/plle2_adv_inst/CLKIN1 pin of u_clk_wiz_0/inst/plle2_adv_inst
相关文章
相关标签/搜索